Zilog Z80230 Manual de usuario Pagina 34
- Pagina / 394
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
SCC/ESCC
User Manual
UM010903-0515 Interfacing the SCC/ESCC
27
Z85X30 Interface Timing
Two control signals, /RD and /WR, are used by the Z85X30 to time bus transactions. In addition,
four other control signals, /CE, D//C, A//B and /INTACK, are used to control the type of bus trans-
action that occurs. A bus transaction starts when the addresses on D//C and A//B are asserted
before /RD or /WR fall (AC Spec #6 and #8). The coincidence of /CE and /RD or /CE and /WR
latches the state of D//C and A//B and starts the internal operation. The /INTACK signal must have
been previously sampled High by a rising edge of PCLK for a read or write cycle to occur. In addi-
tion to sampling /INTACK, PCLK is used by the interrupt section to set the IP bits.
The Z85X30 generates internal control signals in response to a register access. Since /RD and /WR
have no phase relationship with PCLK, the circuitry generating these internal control signals pro-
vides time for metastable conditions to disappear. This results in a recovery time related to PCLK.
This recovery time applies only between transactions involving the Z85X30, and any intervening
transactions are ignored. This recovery time is four PCLK cycles (AC Spec #49), measured from
the falling edge of /RD or /WR in the case of a read or write of any register.
WR6 XXX XX XX X X X XX XX XX
WR7 XXX XX XX X X X XX XX XX
WR7'* 001 00 00 0 0 0 10 00 00
WR9 110 00 0XX XX0X XX XX
WR10 00000000 0XX000 00
WR11 00001000 XXXXXXXX
WR12 XXXXXXXX XXXXXX XX
WR13 XXXXXXXX XXXXXX XX
WR14 XX110000 XX1000 XX
WR15 11111000 111110 00
RR0 X 1 X X X 1 0 0 X 1 X X X 1 0 0
RR1 000 00 11 X 0 0 00 01 1X
RR3 000 00 00 0 0 0 00 00 00
RR10 0X000000 0X0000 00
Note: *WR7' is available only on the Z80230.
Z80X30 Register Reset Values (Continued)
Hardware RESET Channel RESET
76543210 765432 10
- SCC/ESCC 1
- UM010903-0515 2
- Revision History 3
- Table of Contents 4
- SCC’s Capabilities 9
- User Manual 13
- SCC Block Diagram 13
- Pin Descriptions 14
- Z85X30 DIP Pin Assignments 17
- Z85X30 PLCC Pin Assignments 18
- Z80X30 DIP Pin Assignments 19
- Interfacing the SCC/ESCC 24
- Z80X30 Write Cycle Timing 25
- Z80X30 Register Access 28
- Z80C30 Register Enhancement 31
- Z80230 Register Enhancements 32
- Z80X30 Reset 33
- Z85X30 Interface Timing 34
- Z85X30 Read Cycle Timing 35
- Z85X30 Write Cycle Timing 35
- D7-D0 Vector 36
- Z85X30 Register Access 37
- Z85C30 Register Enhancement 39
- Z85X30 Reset 41
- Interface Programming 42
- I/O Programming Introduction 43
- Interrupts 43
- External/Status Channel A 44
- Receive Channel B 44
- Transmit Channel B 44
- * Always 0 In B Channel 47
- Daisy-Chain Resolution 48
- Interrupt Acknowledge 51
- The Receiver Interrupt 52
- Receive Interrupts Disabled 53
- Conditio 56
- External/Status Interrupts 63
- Break/Abort 65
- Transmit Underrun/EOM 65
- CTS/DCD 66
- Zero Count 66
- Sync/Hunt 66
- Block/DMA Transfer 67
- SYNC Modes 68
- ASYNC Modes 68
- Wait On Receive 69
- DMA Requests 70
- DMA Request On Receive 74
- AD7-AD0 Receive DataWR8 75
- Test Functions 76
- Introduction 78
- Baud Rate Generator 78
- Data Encoding/Decoding 81
- Clock Selection 90
- Clock Multiplexer 92
- BRG Clock Source = /RTXC 93
- Crystal Oscillator 94
- Data Communication Modes 95
- Transmit Data Path 96
- Asynchronous Mode 99
- Asynchronous Transmit 100
- Asynchronous Receive 103
- Asynchronous Initialization 105
- Reg Bit No Description 107
- WR4 3 (=0) select sync mode 107
- State Changes in One 113
- /RTxC Clock Cycle 113
- SDLC Transmit 121
- SDLC Receive 127
- SDLC Frame Status FIFO 133
- Frame Status FIFO Circuitr 135
- Interface 135
- SDLC Loop Mode 137
- SDLC Loop Mode Receive 140
- SDLC Loop Mode Transmit 140
- Register Descriptions 143
- Write Registers 145
- Definition) 149
- Z85X30 Register Map 151
- Time Constant 175
- Clock Frequency 175
- Read Registers 181
- Read Register 1 185
- Read Register 2 187
- Read Register 3 188
- Read Register 8 191
- Read Register 10 192
- Read Register 12 193
- Read Register 13 194
- Read Register 15 194
- Application Notes 195
- Abstract 217
- Features 217
- Discussion 217
- Interfaces 218
- Z180 to Memory Interface 218
- EPROM Interface 220
- SRAM Interface 222
- SRAM Read Cycle 222
- SRAM Write Cycle 223
- Memory Interface Logic 223
- Physical Memory Address Map 225
- Z180 to I/O Interface 226
- Z180 I/O Write Cycle Timing 227
- Z180 to SCC Interface 230
- CPU Hardware Interfacing 230
- Data Bus Signals 230
- System Control Signals 230
- Interrupt Control 231
- SCC I/O Operation 231
- Read Cycle Timing 231
- Write Cycle Timing 232
- SCC Interrupt Operation 232
- Input/Output Cycles 234
- Z180 MPU to SCC Interface 234
- SCC I/O Read/Write Cycle 235
- I/O Read Cycle 235
- I/O Write Cycle 235
- Using EPLD 242
- System Checkout 243
- Software Considerations 244
- SCC Read Cycle Proof 244
- SCC Write Cycle Proof 244
- Interrupt Acknowledge Cycle 244
- (Continued) 246
- Summary 256
- General Description 257
- Processor 258
- Address Map 260
- (PBA)+511 269
- Serial Interfacing 270
- DMA channel 272
- Jumper Summary 276
- Control EPLD for 186 Board 278
- SCC EPLD for 186 Board 279
- DMA EPLD for 186 Board 280
- NMI Field for 186 Board 281
- Operation 295
- ESCC Controller 318
- Questions and Answers 382
- Customer Support 394
Relacionado con productos y manuales para Sensores Zilog Z80230
Sensores Zilog ZAURCT Manual de usuario
(59 paginas)
(59 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.055 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales