
ISCC
User Manual
UM011002-0808
134
3 may be replaced by interrupt status information if the Vector Include Status option has
been selected (see Interrupt Control Register). The bit positions are shown in Figure 5-29.
Figure 5–58. Interrupt Vector Register
Address: 00010
D6D7
D5 D4 D3 D2 D1 D0
IV0
IV1
IV2
IV3
IV4
IV5
IV6
IV7
* Potentially modified by interrupt condition
*
Comentarios a estos manuales