Many
Manuals
search
Categorias
Marcas
Inicio
ZiLOG
Sensores
Z08470
Manual de usuario
Zilog Z08470 Manual de usuario Pagina 182
Descarga
Compartir
Compartiendo
Añadir a mis manuales
Imprimir
Pagina
/
330
Tabla de contenidos
MARCADORES
Valorado
.
/ 5. Basado en
revisión del cliente
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
UM0081
01-0601
Direct Memory Acces
s
Figur
e 70.
RDY Line
in Byte Mod
e
A15–A0
D7–D0
RD
MREQ
BUS
REQ
BAI
RDY
A
ct
i
ve
1
2
...
177
178
179
180
181
182
183
184
185
186
187
...
329
330
Z80 Family
1
CPU Peripherals
1
Table of Contents
3
Direct Memory Access
4
List of Figures
9
UM008101-0601 List of Figures
10
List of Figures UM008101-0601
11
Parallel Input/Output
12
Serial Input/Output
13
List of Tables
15
List of Tables UM008101-0601
17
Z80 CPU Peripherals
18
User Manual
18
Counter/Timer Channels
19
CTC ARCHITECTURE
20
Structure of Channel Logic
21
The Prescaler
23
Interrupt Control Logic
25
CTC PIN DESCRIPTION
27
CTC OPERATING MODES
34
CTC COUNTER Mode
34
CTC TIMER Mode
35
CTC PROGRAMMING
36
Table6.TimeConstantRegister
40
76543210
40
CTC Read Cycle
43
CTC Counting and Timing
44
CTC INTERRUPT SERVICING
45
Return from Interrupt Cycle
47
DMA Data Transfers
53
DMA Characteristics
55
Transfer Methods
56
Modes of Operation
58
Bus Control
59
Programmability
59
Figure 17. Modes of Operation
60
Programming
63
Classes of Operation
64
<%2 72GTKRJGTCNU
65
7UGT/CPWCN
65
<%272GTKRJGTCNU
66
Figure 20)
70
Transfer Speed
74
Address Generation
75
Variable Cycle
78
Events and Actions
79
I/O port address
85
,17(51$/6758&785(
89
*HQHUDO2UJDQL]DWLRQ
89
Address and Byte Counting
93
Operations)
94
Search Operations)
94
Bus Requesting
96
Bus Request Daisy-Chains
97
Interrupt Vectors
100
Interrupt Latches
102
Interrupt On Ready
104
Interrupt Service Routines
104
Return From Interrupt
105
Interrupt Daisy-Chains
106
Polling for Service Requests
107
PROGRAMMING
108
Overview
108
Table 13. DMA Status
109
DISABLED ENABLED
109
Write Registers
110
Write Register 0 Group
111
Source and Destination
112
Port A Starting Address
112
Block Length
113
Write Register 1 Group
114
Write Register 2 Group
116
Write Register 3 Group
116
Stop on Match
117
Match Byte
117
Mask Byte
117
Interrupt Enable
117
Write Register 4 Group
118
Starting Address (Port B)
119
Interrupts
119
Interrupt Vector
120
Pulse Generation
120
Write Register 5 Group
121
End-of-Block Action
122
CE/WAIT Line Use
122
Ready-Line State
122
Reset (C3)
123
ResetPortATiming(C7)
124
ResetPortBTiming(CB)
124
Load (CF)
124
Continue (D3)
125
Disable Interrupts (AF)
125
Enable Interrupts (AB)
127
Enable After RETI (B7)
128
Read Status Byte (BF)
129
Reinitialize Status Byte (8B)
129
Read Mask Follows (BB)
130
Initiate Read Sequence (A7)
131
Force ReadY (B3)
131
Read Registers
132
Read Status Byte
133
Initiate Read Sequence
133
Reinitialize Status Byte
133
Read Mask Follows
133
Status Byte (RR0)
133
Byte Counter (RR1, RR2)
135
DMA Initialization
136
Port Designation
138
Address Loading
139
Byte Matching (Searches)
142
End-of-Block
143
Auto Restart
143
Force Ready Condition
143
Variable Timing
144
Enabling the DMA
144
Reading Status
144
Z80 DMA and CPU
147
Chip Selection and Enabling
148
Use of WAIT Input
150
Simultaneous Transfers
151
Bus Buffering
154
Z80 DMA and Z80 SIO Example
157
Table 18
158
Bus Characteristics
163
PERFORMANCE LIMITATIONS
167
Bus Contention
167
Control Overhead
168
The CPU As Bus Master
169
Reading Status Bytes
170
The DMA As Bus Master
171
(Searching is Optional)
174
Search-Only
177
Bus Requests
177
Bus Release Byte-at-a-Time
178
Bus Release on End-of-Block
179
Bus Release on Match
180
Bus Release on Not Ready
180
REGISTER BIT FUNCTIONS
189
Write Register Bit Functions
189
Read Register Bit Functions
193
Figure 1. PIO Block Diagram
197
(8 Bits)
198
Data Input
198
PIN DESCRIPTION
200
Figure 3. PIO Pin Functions
204
PROGRAMMING THE PIO
207
Loading The Interrupt Vector
208
SelectingAnOperatingMode
209
D6 D5 D4 D3 D0D2 D1
210
Output Mode (Mode 0)
212
Input Mode (Mode 1)
213
Bidirectional Mode (Mode 2)
214
Control Mode (Mode 3)
215
INTERRUPT SERVICING
217
APPLICATIONS
219
I/O Device Interface
220
V3 V2 V1 V0
221
Control Interface
222
PROGRAMMING SUMMARY
225
Load Interrupt Vector
225
Set Mode
225
Set Interrupt Control
226
Pin Functions
230
Bonding Options
233
CMOS Z80
240
ARCHITECTURE
242
Data Path
243
Functional Description
246
I/O Capabilities
247
ASYNCHRONOUS OPERATION
250
Asynchronous Transmit
252
Asynchronous Receive
255
SYNCHRONOUS OPERATION
258
Monosync
260
External Sync
260
Synchronous Transmit
264
Synchronous Receive
269
SDLC (HDLC) OPERATION
275
SDLC Transmit
276
SDLC Receive
285
0001 1101 0000 1111
287
Write Register 0
293
Figure 114. Write Register 0
294
Write Register 1
297
Write Register 2
301
Write Register 3
302
Write Register 4
304
Write Register 5
307
Write Register 6
310
Write Register 7
311
Figure 122. Read Register 0
314
Read Register 1
317
Figure 123. Read Register 1
319
Table 35. Interrupt Vector
320
D7 D6 D5 D4 D3 D2 D1 D0
320
V7 V6 V5 V4 V3* V2* V1* V0
320
Figure 127. Data Concentrator
324
Read Cycle
325
Write Cycle
325
Interrupt Acknowledge Cycle
326
Return From Interrupt Cycle
327
Daisy Chain Interrupt Nesting
328
Comentarios a estos manuales
Sin comentarios
Publish
Relacionado con productos y manuales para Sensores Zilog Z08470
Sensores Zilog Z8PE002 Manual de usuario
(48 paginas)
Sensores Zilog Z8PE002 Manual de usuario
(44 paginas)
Sensores Zilog Z8FS021A Manual de usuario
(25 paginas)
Sensores Zilog ZEPIR0BA Manual de usuario
(18 paginas)
Sensores Zilog EZ80F91GA Manual de usuario
(127 paginas)
Sensores Zilog ZMOT0BHH Manual de usuario
(34 paginas)
Sensores Zilog Z16FMC2 Manual de usuario
(8 paginas)
Sensores Zilog Z16FMC2 Manual de usuario
(26 paginas)
Sensores Zilog ZAURA868 Manual de usuario
(44 paginas)
Sensores Zilog Z80230 Manual de usuario
(394 paginas)
Sensores Zilog ZAURCT Manual de usuario
(59 paginas)
Imprimir documento
Imprimir pagina 182
Comentarios a estos manuales