Zilog Z08470 Manual de usuario Pagina 190

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 330
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 189
UM008101-0601 Direct Memory Access
Figure 78. Write Register 2 Group
Figure 79. Write Register 3 Group
D7 D6 D5 D4 D3 D2 D1 D0
Base Register Byte
00
0
1
1
1
0
1
= Port B Address Decrements
0
= Port B is Memory
1
= Port B is I/O
Port B Variable
00
0
1
1
1
0
1
= Cycle Length = 3
= Cycle Length = 2
=DoNotUse
= Port B Address Increments
= Port B Address Fixed
Timing Byte
= Cycle Length = 4
WR
Ends 1/2 Cycle Early = 0
RD
Ends 1/2 Cycle Early = 0
MREQ
Ends 1/2 Cycle Early = 0
0=IORQ
Ends 1/2 Cycle Early
0000
D7
D6 D5 D4 D3 D2 D1 D0
Base Register Byte
Mask Byte (0 = Compare)
000
DMA Enable = 1
Interrupt Enable = 1
1=StoponMatch
Match Byte
Vista de pagina 189
1 2 ... 185 186 187 188 189 190 191 192 193 194 195 ... 329 330

Comentarios a estos manuales

Sin comentarios