Zilog Z08470 Manual de usuario descargar pdf (Pagina 284)

UM008101-0601 Serial Input/Output

264

Data Transfer and

Status

Monitoring

When Interrupt (Wait Ready)

occurs, the CPU performs the

following:

Flags are transmitted by the SIO as soon as

Transmit Enable is set and CTS

becomes active.

The CTS

status change is the first interrupt that

occurs and is followed by transmit buffer empty

for subsequent transfers. Word length can be

changed on-the-fly for variable I-Field length.

The data byte can contain address, control, or I-

Field information, but not a flag. Reset Tx

Underrun/EOM Latch in the beginning of the

message to avoid a false end-of-frame detection

at the receiving end. This ensures that, when

underrun occurs, CRC is transmitted and

Underrun Interrupt (Tx Underrun/EOM Latch

active) occurs. Send Abort can be issued to the

SIO in response to any interrupting, continuing

to abort the transmission.

• Changes Transmit Word

Length (if necessary)

• Transfers Data Byte from

CPU (memory) to SIO

• Resets Tx Underrun/EOM

Latch WR0

If the last character of the I-

Field is sent, the SIO performs

the following:

• Sends CRC

• Sends Closing Flag

• Interrupts CPU with Buffer

Empty status

The CPU performs the

following:

• Issues Reset Tx Interrupt

Pending Command to the Z80

SIO

• Updates NS count

• Repeats the process for next

message, and more.

If the Vector Indicates an error,

the CPU performs the

following:

• Sends Abort

• Executes Error Routine

• Updates Parameters, Modes,

and more

Table 9. SDLC Transmit Mode (Continued)

Function Typical Program Steps Comments

1 2 ... 279 280 281 282 283 284 285 286 287 288 289 ... 329 330

Comentarios a estos manuales

Sin comentarios