
Z8018x
Family MPU User Manual
6
UM005003-0703
Figure 4. Z80180/Z8S180/Z8L180 Block Diagram
MMU
Address
Buffer
Data
Buffer
A0
–
A19
D0
–
DF
Asynchronous
SCI
(Channel 0)
CPU
DMACs
(2)
DREQ1
TEND1
CKA0/DREQ0
Interrupt
Bus State Control
Asynchronous
SCI
(channel 1)
RESET
RD
WR
MI
MREQ
IORQ
HALT
WAIT
BUSREQ
BUSACK
RFSH
ST
E
NMI
INT0
INT1
INT2
RXA0
RTS0
CTS0
DCD0
TXA0
TXA1
CKA1/TEND0
RXA1
V
CC
V
SS
16-bit
Programmable
Reload
Timers
TXS
RXS/CTS1
CKS
A18/TOUT
Clocked
Serial I/O
Port
Timing
Generator
Address Bus
(16-bit)
XTAL
EXTAL
Phi
Data Bus (8-bit)
Comentarios a estos manuales