Zilog Z80180 Manual de usuario Pagina 86

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 326
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 85
Z8018x
Family MPU User Manual
UM005003-0703
71
stacked PC-1. If UFO is 1, the starting address of the invalid instruction is
equal to the stacked PC-2.
Bus Release cycle, Refresh cycle, DMA cycle, and WAIT
cycle cannot be
inserted just after TTP state which is inserted for TRAP interrupt
sequence. Figure depicts TRAP Timing - 2nd Op Code undefined and
Figure illustrates Trap Timing - 3rd Op Code undefined.
Figure 32. TRAP Timing Diagram -2nd Op Code Undefined
2nd Op Code
Fetch Cycle
PC Stacking
Restart from 0000H
Op Code
Fetch Cycle
PC
SP-1
SP-2
0000H
Undefined
Op Code
TiTi Ti T1Ti TiT1 T2 T3 T2 T3 T1 T2 T3 T1 T2 T3
Phi
A0
A19
WR
RD
MREQ
D0
D7
MI
PCH
PCL
Vista de pagina 85
1 2 ... 81 82 83 84 85 86 87 88 89 90 91 ... 325 326

Comentarios a estos manuales

Sin comentarios